Absfract-The analog CMOS circuit realization of cellular neural networks with transconductance elements is presented. This realization can he easily adapted to various types of applications in image processing just by choosing the appropriate transconductance parameters according to the predetermined coefficients. The effectiveness of the designed circuits for connected component detection is shown by HSPICE simulations. For "fixed function" cellular neural network circuits the number of transistors are reduced further by using multi-input transconductance elements.
I. INTRODUCTION
The term artijcial neural network (ANN) has come to mean any computing architecture that consists of massively parallel interconnections of simple neural processors [ I], [2] . Artificial neural networks try to mimic, at least partially, the structure and functions of the brain and the nervous system. The implementation artificial neural networks in VLSI takes advantage of the inherent parallelism to yield fast solutions [3] . In the VLSI implementation of neural networks, analog VLSI techniques are preferable because they lead to more compact and real-time realizations [4] - [7] .
The cellular neural network (CNN) as proposed by Chua and Yang, is a special type of analog nonlinear processor array [8] , [9] . Due to their continuous-time dynamics and parallel processing features, analog CNN circuits are very effective in real time image processing applications such as noise removal, edge detection and feature extraction [8] . The regularity, the parallelism and the local connectivity found in CNN circuit architecture make it suitable for VLSI implementations.
Motivated by the above facts we have implemented the CNN structure using analog CMOS circuits. One of our major goals is the design simplicity. To achieve this goal, the design is reduced to the design of few type of CMOS transconductance elements [ 101. One can easily adapt this realization to various types of applications by just choosing the appropriate transconductance parameters according to the predetermined coupling coefficients between the neighboring cells. The coefficients may be either chosen according to a computer simulation or chosen based on the prominent kernels for image processing [ 111. Another important motivation for using CMOS transconductance elements in the requirement of adaptability. In order to acheive programmable coupling coefficients, the transconductance parameters are adjustable with extemal voltage sources. In the implementation of "fixed function" CNN's that performs one or a related set of processing function using fixed coefficients, the number of transistors is reduced further by merging appropriate transistors in the multi-input transconductance subcircuit as explained in Section 111. 
are introduced for the transconductance parameter and the offset current, respectively.
Although the offset current I,,E is not equal to zero due to the body effect, it can be easily elminated by an appropriate setting of I Ht in an n-well process and I h I in a p-well process [ 121.
Realization of a Cell with CMOS Transconductances
The circuit diagram of the integrated circuit reahation of one CNN cell with CMOS transconductance element is shown in Fig. 2 . It consists of the summation node o ,~. where all the input currents and the bias current are summed, the state and output resistors, the input and output voltage-controlled current sources and a block realizing the sigmoid function.
The main problem in VLSI circuits is the implementation of the resistors that are not commonly used in standard CMOS technology.
They usually occupy a large chip area which makes it impossible to implement networks with huge number of resistors. In order to eliminate this problem, we have implemented the cell circuit resistors R, and R,. by simply connecting the input of the transconductance to its output as shown in Fig in their linear region. The desired coupling coefficient can be easily achieved by simply choosing the appropriate transconductance parameters. In order to perform one or a related set of processing functions using fixed coefficients, the transconductance parameter variation can be achieved by choosing the gate area W/L appropriately after having set I >;I = T -f~r , = SV and -\;;I = 1 -5 5 = -3 V. The negative (inhibitory) coupling coefficients can be obtained by inverting the positive (excitatory) input with a cascaded transconductance element pair as shown in Fig. 4 .
The analog input data (initial state voltages and input voltages) and the output data (final output voltages) can be multiplexed row by row using two switches in each cell circuit [ 131. Also, the synchronization of the transient continuous-time operation can be achieved by a start control signal [ 131.
In the designed circuit, the stability requirement of Chua [8]:
is achieved by choosing
Programmable Coupling Coeflcients
The requirement of adaptability is difficult to achieve in most neural network VLSI implementations [ 141, [ 151. In the realization of the CNN structure with CMOS transconductance elements, we can achieve a programmable implementation by varying the transconductance parameters with external voltage sources connected to the gate voltages IC1 and li;1 of each cell defined in (2). HSPICE simulation results of the transconductance parameter variation for different gate voltages are shown in Fig. 5 
REDUCED HARDWARE
In order to decrease the number of transistors in the realization of "fixed function" CNN structure, we propose a multi-input transconductance element which is shown in Fig. 6 In dc analysis of this new twinput voltage-controlled current source, assuming matching between NMOS transistor 311 and PMOS transistor ,212 and using the standard square-law model for MOS transistors in their saturation region, the current I,,,,, can be derived U', = 1 alld U ' , > 0
where k,,, and AV, are the i t 1 1 NMOS and j t h PMOS transistor parameters, W , ' S are the ratios between transistors and rrc is the number of input voltages. The inhibitory coupling coefficients can be obtained by inverting the positive (excitatory) input with a cascaded transconductance element pair shown in Fig. 4 . It can be easily shown that the maximum of the A term defined in (7) is less then 0.015, that is, The derivations of the output current and maximum percentage error (4) are as shown in (5)-(7) on the t " m of the The conditions that should be satisfied in the derivative of (4) 
IV. SIMULATION RESULTS FOR CONNECTED COMPONENT DETECTOR
When the CMOS implementations described above are being used in an image processing application, the images are presented to the network as a set of initial input voltages to the state capacitors. The basic function of a CNN for image processing is to map an input image into a corresponding output image which are restricted with fl V as pixel values [9] , [ 161, [17] . How to choose the circuit parameters to achieve a desired image transformation is currently still an active research problem [18] , [19] .
In handwritten character recognition and many other feature extraction processes, the CNN circuits can be used as a connected component detector which detects the number of connected components of a vector in {+I, -1)" 1131, 1201.
To achieve the CNN cloning template for connected component detector given in [13] , the parameters of our circuit are chosen as follows:
With the above circuit parameters, a 1 x 12 analog CMOS CNN circuit is simulated using the circuit simulator HSPICE. The set of initial conditions and the corresponding steady state values for the state voltages u,.,(t) for 1 5 i 5 12 is given in Table I . 
V. CONCLUSION
A new analog CMOS circuit implementation of a CNN has been presented. The design of CNN circuits is reduced to a transconductance element and it can be easily adapted to various types of applications by just tuning the appropriate transconductance elements according to the predetermined coupling coefficients between the neighboring cells in connected detector example.
The realization of CNN with CMOS transconductance elements can be either programmable or fixed function. In order to reduce the wiring problems in programmable CNN circuits, the desired coupling coefficients can be achieved by changing the transconductance parameters of each cell circuit with the same set of external voltage sources.
By using modified multi-input transconductance elements, the (22) and (23) into (21), the maximum percentage error is be obtained as 1 64
max percentage error 5 -x 100 5 1.5%
